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Abstract. Triple patterning lithography (TPL) is one of the most promising techniques in the 14nm logic node and
beyond. Conventional LELELE type TPL technology suffers from native conflict and overlapping problems. Recently,
as an alternative process, triple patterning lithography with end cutting (LELE-EC) was proposed to overcome the
limitations of LELELE manufacturing. In LELE-EC process the first two masks are LELE type double patterning,
while the third mask is used to generate the end-cuts. Although the layout decomposition problem for LELELE has
been well-studied in the literature, only few attempts have been made to address the LELE-EC layout decomposition
problem. In this paper we propose the comprehensive study for LELE-EC layout decomposition. Conflict graph and
end-cut graph are constructed to extract all the geometrical relationships of both input layout and end-cut candidates.
Based on these graphs, integer linear programming (ILP) is formulated to minimize the conflict number and the stitch
number. The experimental results demonstrate the effectiveness of the proposed algorithms.
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1 Introduction
As the semiconductor process further scales down to the 14 nanometer logic node and beyond, the
industry encounters many lithography-related issues. Triple patterning lithography (TPL)1 is one
of the most promising candidates as next generation lithography techniques, along with extreme
ultraviolet lithography (EUVL), electron beam lithography (EBL), directed self-assembly (DSA),
and nanoimprint lithography (NIL).2, 3 However, all these new techniques are challenged by some
problems, such as tremendous technical barriers, or low throughput. Therefore, TPL earns more
attentions recently from both industry and academia.
One conventional process of TPL, called LELELE, is with the same principle of litho-etch-
litho-etch (LELE) type double patterning lithography (DPL). Here “L” and “E” represent one
lithography process and one etch process, respectively. Although LELELE process has been
widely studied by industry and academia, there are twofold issues derived. On one side, even
with stitch insertion, there are some native conflicts in LELELE, like 4-clique conflict.4 For exam-
ple, Fig. 1 illustrates a 4-clique conflict among features a, b, c, and d. No matter how to assign
the colors, there is at least one conflict. Since this 4-clique structure is common in advanced stan-
dard cell design, LELELE type TPL still suffers from the native conflict problem. On the other
side, compared with LELE type double patterning, there are more serious overlapping problem in
LELELE.5
To overcome all these limitations from LELELE, recently Lin6 proposed a new TPL manufac-
turing process, called LELE-end-cutting (LELE-EC). As a TPL, this new manufacturing process
contains three mask steps, namely first mask, second mask, and trim mask. Fig. 2 illustrates an
1The preliminary version of this work appeared in Proc. SPIE 8684, Design for Manufacturability through Design-
Process Integration VII.
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Fig 1 Process of LELELE type triple patterning lithography (a) Target features; (b) Layout decomposition with one
conflict introduced.
Target/ Final 1st Mask 2nd Mask Trim Mask
(a) (b) (c)
Fig 2 Process of LELE-EC type triple patterning lithography (a) Target features; (b) First and second mask patterns; (c)
Trim mask, and final decomposition without conflict.
example of the LELE-EC process. To generate target features in Fig. 2(a), the first and second
masks are used for pitch splitting, which is similar to LELE type DPL process. These two masks
are shown in Fig. 2(b). Finally, a trim mask is applied to trim out the desired region as in Fig.
2(c). In other words, the trim mask is used to generate some end-cuts to further split feature pat-
terns. Although the target features are not LELELE-friendly, they are LELE-EC process friendly
that with LELE-EC the features can be decomposed without any conflict. In addition, if all cuts
are properly designed or distributed, LELE-EC can introduce better printability then conventional
LELELE process.6
For a design with four short features, Fig. 3 and Fig. 4 present its simulated images through
LELELE and LELE-EC processes, respectively. The lithography simulations are computed based
on the partially coherent imaging system, where the 193nm illumination source is modeled as a
kernel matrix given by [7]. To model the photoresist effect with the exposed light intensity, we use
the constant threshold model with threshold 0.225. We can make several observations from these
simulated images. First, there are some round-offs around the line ends (see Fig. 3 (c)). Second, to
reduce the round-off issues, as illustrated in Fig. 4 (b), in LELE-EC process the short lines can be
merged into longer lines, then the trim mask is used to cut off some spaces. It shall be noted that
there might be some corner roundings due to the edge shorting of trim mask patterns. However,
since the line shortening or rounding is a strong function of the line width,8 and we observe that
usually trim mask patterns can be much longer than line-end width, thus we assume the rounding
caused by the trim mask is insignificant. This assumption is demonstrated as in Fig. 4 (c).
Many research have been carried out to solve the corresponding design problems for LELELE
type TPL. The layout decomposition problem has been well studied.4, 9–15 In addition, the related
constraints have been considered in early physical design stages, like routing,16, 17 standard cell
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(a) (b) (c)
Fig 3 LELELE process example. (a) Decomposed result; (b) Simulated images for different masks; (c) Combined
simulated image as the final printed patterns.
(a) (b) (c)
Fig 4 LELE-EC process example. (a) Decomposed result; (b) Simulated images for different masks, where orange
pattern is trim mask; (c) Combined simulated image as the final printed patterns.
design,18, 19 and detailed placement.19 However, only few attempts have been made to address the
LELE-EC layout decomposition problem. It shall be noted that although trim mask can bring about
better printability, it does introduce more design challenge, especially in layout decomposition
stage.
In this paper, we propose a comprehensive study for LELE-EC layout decomposition. Given a
layout which is specified by features in polygonal shapes, we extract the geometrical relationships
and construct the conflict graphs. Furthermore, the compatibility of all end-cuts candidates are
also modeled in the conflict graphs. Based on the conflict graphs, integer linear programming
(ILP) is formulated to assign each vertex into one layer. Our goal in the layout decomposition is to
minimize the conflict number, and at the same time minimize the overlapping errors.
The rest of the paper is organized as follows. Section 2 provides some preliminaries, and dis-
cusses the problem formulation. Section 3 provides the overall flow of our layout decomposer. Sec-
tion 4 explains the details of end-cut candidate generation. Section 5 presents a set of algorithms to
solve the layout decomposition problem. Section 6 discusses several speed-up techniques. Section
7 presents the experimental results, followed by conclusions in Section 8.
2 Preliminary and Problem Formulation
2.1 Layout Graph
Given a layout which is specified by features in polygonal shapes, layout graph4 is constructed.
As shown in Fig. 5, The layout graph is an undirected graph with a set of vertices V and a set of
conflict edges CE. Each vertex in V represents one input feature. There is an edge in CE if and
3
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Fig 5 Layout graph construction. (a) Input layout; (b) Layout graph with conflict edges;
only if the two features are within minimum coloring distance dism of each other. In other words,
each edge in CE is a conflict candidate. Fig. 5(a) shows one input layout, and the corresponding
layout graph is in Fig. 5(b). Here the vertex set V = {1, 2, 3, 4, 5, 6, 7}, while the conflict edge
set CE = {(1, 2), (1, 3), (1, 4), (2, 4), (3, 4), (3, 5), (3, 6), (4, 5), (4, 6), (5, 6), (5, 7), (6, 7)}. For
each edge (conflict candidate), we check whether there is an end-cut candidate. For each end-cut
candidate i− j, if it is applied, then features i and j will be merged into one feature. By this way
the corresponding conflict edge can be removed. If stitch is considered in layout decomposition,
some vertices in layout graph can be split into several segments. The segments in one layout graph
vertex are connected through stitch edges. All these stitch edges are included in a set, called SE.
Please refer to [20] for the details of stitch candidate generation.
2.2 End-Cut Graph
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Fig 6 End-cut graph construction. (a) Input layout; (b) Generated end-cut candidates. (c) End-cut graph.
Since all the end-cuts are manufactured through one single exposure process, they should be
distributed far away from each other. That is, two end-cuts have conflict if they are within minimum
end-cut distance disc of each other. Note that these conflict relationships among end-cuts are not
available in layout graph, therefore we construct end-cut graph to store the relationships. Fig.
6(a) gives an input layout example, with all end-cut candidates pointed out in Fig. 6 (b); and the
corresponding end-cut graph is shown in Fig. 6 (c). Each vertex in the end-cut graph represents
one end-cut. There is an solid edge if and only if the two end-cuts conflict to each other. There
is an dash edge if and only if they are close to each other, and they can be merged into one larger
end-cut.
2.3 Problem Formulation
Here we give the problem formulation of layout decomposition for triple patterning with End-
Cutting (LELE-EC).
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Problem 1 (LELE-EC Layout Decomposition). Given a layout which is specified by features in
polygonal shapes, the layout graph and the end-cut graph are constructed. The LELE-EC layout
decomposition assigns all vertices in layout graph into one of two colors, and select a set of end-
cuts in end-cut graph. The objectives is to minimize the number of conflict and/or stitch.
With the end-cut candidates generated, the LELE-EC layout decomposition is more compli-
cated since more constraints are derived. Even there is no end-cut candidate, LELE-EC layout
decomposition is similar to the LELE type DPL layout decomposition. Sun et al. in Ref. [21]
showed that LELE layout decomposition with minimum conflict and minimum stitch is NP-hard,
thus it is not hard to see that LELE-EC layout decomposition is NP-hard as well. NP-hard problem
is a set of computational search problems that are difficult to solve.22 A problem is NP-hard if solv-
ing it in polynomial time would make it possible to solve all problems in class NP in polynomial
time. In other words, unless “P=NP”, there is no polynomial time algorithm to solve an NP-hard
problem optimally.
3 Overall Flow
End-cut Candidate 
Generation
Layout Graph and End-cut 
Graph
Decomposition on Graph
Output Masks
ILP Formulation
Graph Simplification
Layout
Decomposition 
Rules
Fig 7 Overall flow of our layout decomposer.
The overall flow of our layout decomposer is illustrated in Fig. 7. First we generate all end-cut
candidates to find out all possible end-cuts. Then we construct the layout graph and the end-cut
graph to transform the original geometric problem into a graph problem, and thus the LELE-
EC layout decomposition can be modeled as a coloring problem in layout graph and the end-cut
selection problem in end-cut graph. Both the coloring problem and the end-cut selection problem
can be solved through one ILP formulation. Since the ILP formulation may suffer from runtime
overhead problem, we propose a set of graph simplification techniques. Besides, to further reduce
the problem size, some end-cut candidates are pre-selected before ILP formulation. All the steps
in the flow are detailed in the following sections.
5
4 End-Cut Candidate Generation
In this section we will explain the details of our algorithm to generate all end-cut candidates. An
end-cut candidate is generated between two conflicting polygonal shapes. It should be stressed
that compared with the end-cut generation in Ref. [23], our methodology has the following two
differences.
S1 S2S2S1
ecb1
ecb2
(a) (b)
Fig 8 An end-cut can have multiple end-cut boxes.
• An end-cut can be a collection of multiple end-cut boxes depending on the corresponding
shapes. For instance, two end-cut boxes (ecb1 and ecb2) need to be generated between shapes
S1 and S2 as shown in Fig 8. We propose a shape-edge dependent algorithm to generate the
end-cuts with multiple end-cut boxes.
• We consider the overlapping and variations caused by end-cuts. Two lithography simulations
are illustrated in Fig. 9 and Fig. 10, respectively. In Fig. 9 we find some bad patterns or
hotspots, due to the cuts between two long edges. In Fig. 10 we can see that the final patterns
are in better shape. Therefore, to reduce the manufacturing hotspot from trim mask, during
end-cut candidate generation we avoid the cuts along two long edges.
(a) (b) (c)
Fig 9 (a) Decomposition example where cuts are along long edges; (b) Simulated images for different masks; (c)
Combined simulated image with some hotspots.
Algorithm 1 presents the key steps of generating end-cut between two polygonal shapes S1
and S2. A polygonal shape consists of multiple edges. For each of the shape-edge-pair, one taken
from S1 and another from S2, the possibility of generation of end-cut box (ecBox) is explored and
we store all such end-cut boxes in ecBoxSet (Lines 2-9). The function ‘generateEndCutBox(se1,
se2)’ generates an end-cut box ecBox between the shape-edges se1 and se2.
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(a) (b) (c)
Fig 10 (a) Decomposition example where cuts are between line ends; (b) Simulated images for different masks; (c)
Combined simulated image with good printability.
Fig. 11 shows how end-cut boxes are generated between two shape-edges under different
situations. In Fig. 11(a), the end-cut box is between two shape-edges which are oriented in same
direction and overlap in its x-coordinates. This type of end-cut box is called as edge-edge end-cut
box. For Fig. 11(b) the shape edges are in same direction but they do not overlap, and in Fig.
11(c), the shape-edges are oriented in different directions. The end-cut boxes generated in these
two cases are called corner-corner end-cut boxes. No end-cut box is generated in case of Fig.
11(d). In addition, end-cut boxes are not generated for the following cases: (i) the end-cut box
is overlapping with any existing polygonal shape in the layout, (ii) the height (h) or width (w) of
the box is not within some specified range, i.e., when h, w do not obey the following constraints
hlow ≤ h ≤ hhigh and wlow ≤ w ≤ whigh.
Edge-edge end-cut box Corner-corner end-cut box No end-cut box
(a) (b) (c) (d)
Fig 11 End-cut box generation between any two shape-edges
Then all generated end-cut boxes between two shapes are divided into independent components
IC (Line 10) based on finding connected components of a graph G = (V,E) with V = {vi} =
set of all end-cut boxes and (vi, vj) ∈ E, if vi overlaps with vj . The overlap between two end-cut
boxes is classified into type1 and type2 overlaps. When two boxes overlap only in an edge or in a
point but not in space, we call this type1 overlap, where as the overlap in space is termed as type2
overlap as shown in Fig. 12. Each of the ic ∈ IC may contain multiple end-cut boxes. If the
total number of end-cut-boxes (|V |) is equal to |IC|, that implies there is no overlap between the
end-cut boxes and we generate all of them (Lines 11-14).
For multiple boxes in each ic, if there is an overlap between corner-corner and edge-edge end-
cut boxes, the corner-corner end-cut box is removed (Line 16). After doing this, either there will be
a set of type1 overlaps or a set of type2 overlaps in each ic. In case of type2 overlaps, the end-cut
box with minimum area is chosen as shown in Fig. 13. For type1 overlaps in each ic, all end-cut
boxes are generated (Line 20).
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Algorithm 1 Shape-edge dependent end-cut generation algorithm between two shapes S1 and S2
1: Procedure generateEndCut (S1, S2);
2: for all se1 ∈ edges(S1) do
3: for all se2 ∈ edges(S2) do
4: ecBox = generateEndCutBox (se1, se2);
5: if ecBox 6= NULL then
6: Store ecBox in ecBoxSet;
7: end if
8: end for
9: end for
10: Divide ecBoxSet into independent components (IC);
11: if |ecBoxSet| = |V | then
12: Print all boxes;
13: return true;
14: end if
15: for all ic ∈ IC do
16: Remove corner-corner end-cut boxes overlapping with edge-edge end-cut box;
17: if ∃ set of type2 overlaps then
18: Generate minimum area box;
19: else
20: Generate all end-cut boxes
21: end if
22: end for
23: return true;
24: end Procedure
overlaptype1 type2 overlap
(a) (b) (c)
Fig 12 Types of overlaps between end-cut boxes
5 ILP Formulations
After the construction of layout graph and end-cut graph, LELE-EC layout decomposition prob-
lem can be transferred into a coloring problem on layout graph and a selection problem on end-cut
graph. At the first glance the coloring problem is similar to that in LELE layout decomposition.
However, since the conflict graph can not be guaranteed to be planar, the face graph based method-
ology24 cannot be applied here. Therefore, we formulate integer linear programming (ILP) to solve
both coloring problem and selection problem simultaneously. For convenience, some notations in
the ILP formulation are listed in Table 1.
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S1
S2
Min-area end-cut box
(a) (b) (c) (d)
Fig 13 Minimum area end-cut box is chosen for type2 overlaps
Table 1 Notations in LELE-EC Layout Decomposition
CE set of conflict edges
EE set of end-cut conflict edges
SE set of stitch edges.
n number of input layout features.
ri the ith layout feature
xi variable denoting the coloring of ri
ecij 0-1 variable, ecij = 1 when a end-cut between ri and rj
cij 0-1 variable, cij = 1 when a conflict between ri and rj
sij 0-1 variable, sij = 1 when a stitch between ri and rj
5.1 ILP Formulation w/o. Stitch
In this subsection we discuss the ILP formulation when no stitch candidate is generated in layout
graph. Given a set of input layout features {r1, . . . , rn}, we construct layout graph, and end-cut
graph. Every conflict edge eij is in CE, while each end-cut candidate ecij is in SE. xi is a binary
variable representing the color of ri. cij is a binary variable for conflict edge eij ∈ CE. To
minimize the conflict number, our objective function to minimize
∑
eij∈CE cij .
To evaluate the conflict number, we provide the following constraints:
xi + xj ≤ 1 + cij + ecij if ∃ ecij ∈ EE
(1− xi) + (1− xj) ≤ 1 + cij + ecij if ∃ ecij ∈ EE
xi + xj ≤ 1 + cij if 6 ∃ ecij ∈ EE
(1− xi) + (1− xj) ≤ 1 + cij if 6 ∃ ecij ∈ EE
(1)
Here ecij is a binary variable for end-cut candidate. If there is no end-cut candidate between
adjacent features ri and rj , if xi 6= xj then one conflict would be reported (cij = 1). Otherwise, we
will try to enable the end-cut candidate ecij first. If the end-cut candidate ecij cannot be applied
(ecij = 0), then one conflict will be also reported.
If end-cuts ecij and ecpq are conflict with each other, at most one of them will be applied. To
enable this, we introduce the following constraint.
ecij + ecpq ≤ 1, ∀eijpq ∈ EE (2)
To forbid useless end-cut, we introduce the following constraints. That is, if features xi and xj
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are in different colors, ecij = 0.{
ecij + xi − xj ≤ 1 ∀eij ∈ CE
ecij + xj − xi ≤ 1 ∀eij ∈ CE (3)
Therefore, without the stitch candidate, the LELE-EC layout decomposition can be formulated
as shown in Eq. (4).
min
∑
eij∈CE
cij (4)
s.t. (1), (2), (3)
5.2 ILP Formulation w. Stitch
If the stitch insertion is considered, the ILP formulation is as in Eq. (5). Here the objective is
to simultaneously minimize both the conflict number and the stitch number. The parameter α is
a user-defined parameter for assigning relative importance between the conflict number and the
stitch number. The constraints (5a) - (5b) are used to calculate the stitch number.
min
∑
eij∈CE
cij + α×
∑
eij∈SE
sij (5)
s.t. xi − xj ≤ sij ∀eij ∈ SE (5a)
xj − xi ≤ sij ∀eij ∈ SE (5b)
(1), (2), (3)
6 Graph Simplification Techniques
ILP is a classical NP-hard problem, i.e., there is no polynomial time optimal algorithm to solve
it.22 Therefore, for large layout cases, solving ILP may suffer from long runtime penalty to achieve
the results. In this section, we provide a set of speed-up techniques. Note that these techniques can
keep optimality. In other words, with these speed-up techniques, ILP formulation can achieve the
same results comparing with those not applying speed-up.
6.1 Independent Component Computation
The first speed-up technique is called independent component computation. By breaking down the
whole layout graph into several independent components, we partition the initial layout graph into
several small ones. Then each component can be resolved through ILP formulation independently.
At last, the overall solution can be taken as the union of all the components without affecting
the global optimality. Note that this is a well-known technique which has been applied in many
previous studies ( e.g., Ref. [20, 25, 26]).
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6.2 Bridge Computation
A bridge of a graph is an edge whose removal disconnects the graph into two components. If
the two components are independent, removing the bridge can divide the whole problem into two
independent sub-problems. We search all bridge edges in layout graph, then divide the whole
layout graph through these bridges. Note that all bridges can be found in O(|V |+ |E|), where |V |
is the vertex number, and |E| is the edge number in the layout graph.
6.3 End-Cut Pre-Selection
Some end-cut candidates have no conflict end-cuts. For the end-cut candidate ecij that has no
conflict end-cut, it would be pre-selected in final decomposition results. That is, the features ri and
rj are merged into one feature. By this way, the problem size of ILP formulation can be further
reduced. End-cut pre-selection can be finished in linear time.
7 Experimental Results
We implement our algorithms in C++ and test on an Intel Xeon 3.0GHz Linux machine with 32G
RAM. 15 benchmark circuits from Ref. [4] are used. GUROBI27 is chosen as the ILP solver. The
minimum coloring spacing mins is set as 120 for the first ten cases and as 100 for the last five
cases, as in Ref. [4] and Ref. [10]. The width threshold wth, which is used in end-cut candidate
generation, is set as dism.
7.1 With Stitch or Without Stitch
Table 2 Comparison between w. stitch and w/o. stitch
Circuit Wire# Comp# ILP w/o. stitch ILP w. stitchconflict# stitch# cost CPU(s) conflict# stitch# cost CPU(s)
C1 1109 123 1 0 1 1.19 1 0 1 1.32
C2 2216 175 1 0 1 2.17 1 0 1 2.89
C3 2411 270 0 0 0 3.11 0 0 0 3.62
C4 3262 467 0 0 0 3.2 0 0 0 3.75
C5 5125 507 4 0 4 8.72 4 0 4 8.81
C6 7933 614 1 0 1 11.24 1 0 1 11.1
C7 10189 827 2 0 2 14.57 2 0 2 15.98
C8 14603 1154 2 0 2 21.2 2 0 2 23.07
C9 14575 2325 23 0 23 24.36 12 12 13.2 28.06
C10 21253 1783 7 0 7 28.42 7 0 7 32.02
S1 4611 272 0 0 0 6.23 0 0 0 7.04
S2 67696 5116 166 0 166 179.05 166 1 166.1 218.37
S3 157455 15176 543 0 543 506.55 530 13 531.3 563.65
S4 168319 15354 443 0 443 464.84 436 7 436.7 494.4
S5 159952 12626 419 0 419 464.11 415 6 415.6 514.56
avg. - - 107.5 0 107.5 115.9 105.1 2.6 105.4 128.6
ratio - - - - 1.0 1.0 - - 0.98 1.10
In the first experiment, we show the decomposition results of the ILP formulation. Table 2
compares two ILP formulations “ILP w/o. stitch” and “ILP w. stitch”. Here “ILP w/o. stitch”
is the ILP formulation based on the graph without stitch edges, while “ILP w. stitch” considers
the stitch insertion in the ILP. Note that all speed-up techniques are applied to both. Columns
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“Wire#” and “Comp#” reports the total feature number, and the divided component number, re-
spectively. For each method we report the conflict number, stitch number, and computational time
in seconds(“CPU(s)”). “Cost” is the cost function, which is set as conflict# +0.1× stitch#.
From Table 2 we can see that compared with “ILP w/o. stitch”, when stitch candidates are
considered in the ILP formulation, the cost can be reduced by 2%, while the runtime is increased
by 5%. It shall be noted that stitch insertion has been shown to be an effective method to reduce the
cost for both LELE layout decomposition and LELELE layout decomposition. However, we can
see that for LELE-EC layout decomposition, stitch insertion is not that effective. In addition, due
to the overlap variation derived from stitch, stitch insertion for LELE-EC may not be an effective
method.
7.2 Effectiveness of Speed-up Techniques
In the second experiment, we analyze the effectiveness of the proposed speed-up techniques. Fig.
14 compares two ILP formulations “w/o. stitch w/o. speedup” and “w/o. stitch w. speedup”,
where “w/o. stitch w/o. speedup” only applies independent component computation, while “w.
speedup” involves all three speed-up techniques. Besides, none of them consider the stitch in
layout graph. From Fig. 14 we can see that with speed-up techniques (bridge computation and
end-cut pre-selection), the runtime can be reduced by around 60%.
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Fig 14 Effectiveness of Speed-up techniques when no stitch is introduced.
Fig. 15 demonstrates the similar effectiveness of speed-up techniques between “w. stitch w.
speedup” and “w/o. stitch w. speedup”. Here stitch candidates are introduced in layout graph.
We can see that for these two ILP formulation the bridge computation and the end-cut pre-selection
can reduce runtime by around 56%.
7.3 Conflict Analysis
Fig. 16 shows four conflict examples in decomposed layout, where conflict pairs are labeled with
red arrows. We can observe that some conflicts (see Fig. 16 (a) and (c)) are introduced due to
the end-cuts existing in neighboring. For these two cases, the possible reason is the patterns are
12
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Fig 15 Effectiveness of Speed-up techniques when stitch is introduced.
irregular, therefore some end-cuts that close to each other cannot be merged into a larger one. We
can also observe some conflicts (see Fig. 16 (b) and (d)) come from via shapes. For these two
cases, one possible reason is that it is hard to find end-cut candidates around via, comparing with
long wires.
8 Conclusions
In this paper we have proposed an improved framework and algorithms to solve the LELE-EC lay-
out decomposition problem. New end-cut candidates are generated considering potential hotspots.
The layout decomposition is formulated as an integer linear programming (ILP). The experimen-
tal results show the effectiveness of our algorithms. It shall be noted that our framework is very
generic that it can provide high quality solutions to both uni-directional and bi-directional lay-
out patterns. However, if all the layout patterns are uni-directional, there might be some faster
solutions. Since end-cutting can provide better printability than traditional LELELE process, we
expect to see more works on the LELE-EC layout decomposition and LELE-EC aware design.
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